

EUROPEAN COMMISSION

Horizon Europe Framework Programme (HORIZON)

HORIZON-EIC HORIZON EIC Grants

HORIZON Action Grant Budget-Based

GA No. 101070417

Computation Systems Based on Hybrid Spin-wave–CMOS Integrated Architectures



SPIDER - Deliverable report

D7.3 - Second communication, dissemination, and innovation activity report

Disclaimer/ Acknowledgment



Funded by the
European Union

Funded by the European Union (under grant agreement No. 101070417).

Views and opinions expressed are however those of the author(s) only and do not necessarily reflect those of the European. Neither the European Union nor the granting authority can be held responsible for them.

About SPIDER

In the future, the miniaturisation of electronic devices– epitomised by Moore’s law – will be progressively limited by increasing power densities and the associated chip heating. Moreover, autonomous microelectronic applications, for example for the Internet of Things, demand high performance at ultralow power. Therefore, much research has recently focused on disruptive computing technologies that limit power consumption and optimise performance per circuit area. Spin wave computing is a disruptive spintronic technology that uses the interference of spin waves for computation and has considerable potential for power and area reduction per computing throughput. Despite much recent progress in the realisation of spin wave logic gates, no concept for a complete computing system exists today that is based only on spin waves. Thus, to advance from devices to systems, spin wave devices need to be complemented by CMOS in a hybrid spin wave–CMOS system. Using an interdisciplinary approach joining partners with expertise in materials science, physics, device manufacturing, electrical engineering, circuit design, and packaging, SPIDER targets the demonstration of a complete operational hybrid spin wave–CMOS computing system. To date, complex spin wave circuits are yet to be realised. SPIDER targets to fill this gap by developing spin wave logic circuits based on majority gates. To embed these circuits into a CMOS environment, SPIDER will design mixed signal CMOS chips that can drive spin wave circuits and read out computation results. The spin wave and CMOS chips will then be combined on an interposer to obtain the final hybrid system. This work will pave the way towards viable spin wave chips and provide a first benchmark of spin wave computing at the system level. Based on the results, SPIDER will then develop a roadmap to advance spin wave technology to compete with CMOS in technology nodes below 1 nm.

SPIDER consortium members



Document information

Deliverable No.	D7.3
Related WP	WP7
Deliverable Title	Second communication, dissemination, and innovation activity report
Deliverable Date	31 – January - 2025
Deliverable Type	Report
Lead Author	Philipp Pirro (RPTU)
Co-Author(s)	Xia Han (IMEC), Christoph Adelman (IMEC), Florin Ciubotaru (IMEC), Paolo Bortolotti (THALES), Martin Hempel (Fraunhofer), Alina Bunea (IMT), Sorin Cotofana (TUD), Panagiotis Kassanos (AKRONIC)

Document history

Date	Revision	Prepared by	Approved by	Description
11/02/2025	1	Task Leader	WP leader	First draft
28/02/2025	2	WP Leader	Coordinator	Final

Dissemination level

PU	Public	
SEN	Sensitive	x

Publishable **summary**

This deliverable D7.3 - Second communication, dissemination, and innovation activity report, covers the communication, dissemination, and innovation (exploitation) activities of the SPIDER project during the last 26 months (Dec 2022 till Jan 2025).

This deliverable will be updated one more time at the end of the project, in month 42 (D7.4).