

# Spin Wave Majority Gates Cascading by Gilbert Damping Embracement (Can the Devil be turned into an Angel?)

Pantazis Anagnostou<sup>1</sup>, Arne Van Zegbroeck<sup>2</sup>, Said Hamdioui<sup>3</sup>,  
 Christop Adelman<sup>4</sup>, Florin Ciubotaru<sup>5</sup>, and Sorin Cotofana<sup>6</sup>

**Abstract**—Recent theoretical and experimental spintronics developments clearly indicate that Spin Waves (SW) interference based Majority gates (MAJ3) open an alternative road towards ultra low-power circuit implementations potentially capable to outperform CMOS counterparts. However, hurdles still exist, e.g., gate cascading, as due to the very nature of SW interference MAJ3 gates are not input output coherent, i.e., produce output waves with different amplitudes corresponding to 'weak' and 'strong' majority, which precludes their direct cascading within the SW domain. State of the art designs address this issue by means of hybrid SW-CMOS systems that make use on domain converters, which are energy expensive and diminish if not nullify the ultra-low power promise of the SW-based computing paradigm. In this paper we propose a gate cascading technique that rely on the natural SW amplitude decay while propagating through a magnetic conduit. We demonstrate the concept by constructing the building block MAJ3(MAJ3(In<sub>1</sub>, In<sub>2</sub>, In<sub>3</sub>), In<sub>4</sub>, In<sub>5</sub>) and verifying its correct behaviour by means of micromagnetic simulations. We evaluate the proposed design in terms of energy consumption, delay, and area, and our calculations indicate that, when compared with its domain conversion counterpart, our proposal consumes 49.5% less energy, at the expense of 48% area and 76.5% delay overhead, respectively.

## I. INTRODUCTION

Various research fields and industries have witnessed significant changes and developments during recent years. One such field that have experienced huge extension is spintronics [4], [7], [3], which is considered one of the main challenger to eventually replace current Complementary Metal-Oxide-Semiconductor (CMOS) technology [15], [12]. One rather promising ultra-low power spintronics avenue makes use of

This project has received funding from the European Union's Horizon research and innovation program under grant agreement No 101070417 "Computation Systems Based On Hybrid Spin-Wave-CMOS Integrated Architectures" - SPIDER.

<sup>1</sup>Pantazis Anagnostou is with Faculty of Electrical Engineering, Mathematics and Computer Science, Delft University of Technology, 2600 AA Delft, The Netherlands P.A.Anagnostou@tudelft.nl

<sup>2</sup>Arne Van Zegbroeck is with Faculty of Electrical Engineering, Mathematics and Computer Science, Delft University of Technology, 2600 AA Delft, The Netherlands

<sup>3</sup>Said Hamdioui is with Faculty of Electrical Engineering, Mathematics and Computer Science, Delft University of Technology, 2600 AA Delft, The Netherlands

<sup>4</sup>Christoph Adelman is with IMEC, 3001 Leuven, Belgium

<sup>5</sup>Florin Ciubotaru is with IMEC, 3001 Leuven, Belgium

<sup>6</sup>Sorin Cotofana is with Faculty of Electrical Engineering, Mathematics and Computer Science, Delft University of Technology, 2600 AA Delft, The Netherlands

Spin Waves (SWs) as data carriers and performs computation by means of SWs interference [11].

While, potentially speaking, information can be encoded in various SW parameters, e.g., wavelength, frequency, amplitude, the most natural way is to rely on the SW phase for this purpose, i.e., information is encoded in the (relative) SW phase and a relative phase of 0 represents a logic 0, while a relative phase of  $\pi$  a logic 1. Given that, an odd number of SWs coexisting in the same wave-guide constructively interact if in phase and destructively if out of phase, such an encoding provides natural support for majority voting. By following this line of thinking, researchers have suggested the utilization of the 3-input Majority Gate (MAJ3) [9], [6], [5], [19], [13] as the primary building block for the implementation of complex SW-based logic circuits. While MAJ3 and Inverter, which is implemented by just changing the MAJ3 output reading position [19], form a universal gate set, many hurdles exist, e.g., fan-out achievement, gate cascading, on the road towards SW domain only non-toy circuit implementations. To address such issues one needs to rely on hybrid SW-CMOS systems that make use on domain converters, which are energy expensive and diminish if not nullify the ultra-low power promise of the SW-based computing paradigm.

One of the main SW domain-only computation roadblock is the fact that MAJ3 gates are not input-output compatible, which precludes their direct cascading. This is due to the fact that MAJ3 SW interference can create output waves with different amplitudes ('weak' and 'strong' majority), despite having the same phase difference, thus the same logic value, as graphically depicted in Fig. 1.




Fig. 1. 'Weak' vs 'Strong' MAJ3 gate output.

The cascading problem is not apparent when examining the output of a single MAJ3 gate, since only the phase difference with a reference signal is considered to determine

the gate output value, i.e., 0 or 1. However, when a 'strong' majority is passed on to a next MAJ3 gate, it can overpower the other two inputs, regardless of their values, leading to an incorrect result. For instance, if the output of the 1<sup>st</sup> MAJ3 gate is a 'strong' majority with a logic value of 0, and the other two inputs of the 2<sup>nd</sup> gate are 1, the 'strong' majority signal dominates the SW interference within the 2<sup>nd</sup> MAJ3 gate resulting into a wrong output logic value of 0, as depicted in Fig. 2.




Fig. 2. SW MAJ3 gates direct cascading.

This problem can be dealt with by double SW-charge-SW domain conversion, which is rather power expensive. Moreover, given that the SW computing energy efficiency comes from the fact that after SW generation no (negligible) power is consumed by SW propagation through the waveguides, one should maximize the amount of computation before performing any domain conversion. As domain conversion based gate cascading limits the SW computing island to one MAJ3 gate only, it precludes the full utilization of the SW computing paradigm potential. Alternatively, cascading can be performed by means of directional coupling, which normalizes the MAJ3 SW amplitude in the case of a 'strong' majority [22], [21], [14], but such an approach induces significant MAJ3 gate area and delay overheads since a second waveguide and longer propagation paths are required.

In this paper we propose to perform 'strong' majority normalization by taking advantage of the otherwise detrimental natural SW strength attenuation induced by Gilbert damping [18]. The main idea behind our proposal is to make use of SW attenuation profile in a certain material to determine the transducer (antenna) positions such that when the 1<sup>st</sup> MAJ3 gate output reaches 2<sup>nd</sup> MAJ3 gate it is weak enough not to dominate its output but still strong enough to participate into the 2<sup>nd</sup> MAJ3 gate interference process.

The paper is organized as follows: In Section II we introduce the novel SW gate cascading methodology and in Section III we present a concept design based on the proposed technique and verify its correct behavior by means of micromagnetic simulations. In Section IV, we provide implementation results and a comparison between our implementation and current state-of-the-art. We conclude the paper with a few closing thoughts and future work directions.

## II. DIRECT MAJ3 CASCADING METHODOLOGY

Instead of actively normalizing MAJ3 SW output by external means, e.g., domain conversion, lateral coupling,

we propose to allow for a MAJ3 gate output longer SW propagation path such as its amplitude attenuates due to the natural decay induced by means of Gilbert damping [18] before reaching the next MAJ3 gate. Note that Gilbert damping depends on  $\alpha$  a waveguide material parameter that characterizes the energy dissipation rate of the magnetic material and hence controls the propagation, and decay, of the propagating SW. Thus, by letting the SW amplitude to naturally decrease and carefully placing the input antennas (transducers) of the next MAJ3 gate, we can reach a waveguide configuration that allows for MAJ3 gate direct cascading within the SW domain.

Based on this, we propose a design consisting of two MAJ3 gates implemented over the same waveguide where the 1<sup>st</sup> MAJ3 gate output is placed relatively far from the other two inputs of the 2<sup>nd</sup> MAJ3 gate to ensure that its strength attenuates enough before it interferes with them. To obtain correct results the distance between the 1<sup>st</sup> MAJ3 gate output and the other two input ports of 2<sup>nd</sup> MAJ3 gate must be computed such that the condition presented in Fig. 3 are fulfilled.

To achieve proper functionality of the 2<sup>nd</sup> MAJ3 gate, the 1<sup>st</sup> MAJ3 gate output should have a lower than  $2 \times A$  amplitude, where  $A$  is the unit SW amplitude value, to guarantee that it cannot dominate the other two 2<sup>nd</sup> MAJ3 inputs, but also greater than  $0.1 \times A$  such that it can still contribute to the result, especially when the other 2<sup>nd</sup> MAJ3 gate two inputs are 0/1 and 1/0, thus they cancel each other.




Fig. 3. Conditions to be fulfilled for the proposed technique to work

By meeting these conditions, a device can be built that connects two, or possibly more, MAJ3 gates together within a single waveguide. In the sequel, we focus on the design and verification of two MAJ3 gates directly connected within the SW domain which evaluates MAJ3(MAJ3(In<sub>1</sub>, In<sub>2</sub>, In<sub>3</sub>), In<sub>4</sub>, In<sub>5</sub>), an essential component for building MAJ3 gate based complex circuits.

## III. VERIFICATION

To demonstrate our proposal we construct an example design of MAJ3(MAJ3(In<sub>1</sub>, In<sub>2</sub>, In<sub>3</sub>), In<sub>4</sub>, In<sub>5</sub>) and validate its correct behavior by means of mumax<sup>3</sup> based micro-magnetic simulations [20]. We select CoFeB as waveguide material due to its relatively large damping thus faster in terms of distance SW amplitude decay and a waveguide length  $L = 12 \mu\text{m}$ , width  $W = 50 \text{ nm}$ , and thickness  $T = 1 \text{ nm}$ . Since SWs can have different configurations depending on their orientation [11], [2], we apply a strong PMA anisotropy for the material since it results in a Forward Volume Spin Waves (FVSWs) configuration, which is ideal for CoFeB.

Last but not least, we apply an external field of  $B_{\text{ext}} = 60 \text{ mT}$  with the same orientation as the anisotropy, to slightly alter the dispersion relation. Finally, we set the SW excitation frequency to  $f = 5.2 \text{ GHz}$ . The set of these parameters, which are presented in Table I, leads to the excitation of spin waves with a wavelength of  $\lambda = 150.5 \text{ nm}$ . Note that small wavelength SWs excitation [10] provides easier control and examination of the results and device scaling to smaller dimensions reducing, which reduces the circuit power consumption and delay.

TABLE I  
SIMULATION PARAMETERS.

Parameter	Value
$M_s$	$1.2 \text{ MA m}^{-1}$
$A_{\text{ex}}$	$18 \text{ pJ m}^{-1}$
$k_{\text{anis}}$	$0.9 \text{ MJ m}^{-3}$
$B_{\text{ext}}$	$60 \text{ mT}$
$f_{\text{exc}}$	$5.2 \text{ GHz}$

To determine the distance between the gate ports, we first simulate an one antenna only design to determine the attenuation profile for SW excited within this specific structure as depicted in Fig. 4.

Based on this behavior, we determine the placement of the input and output ports at specific waveguide locations such that the conditions mentioned in Fig. 3 are satisfied. For the 1<sup>st</sup> MAJ3 gate, the position of the output port should be far away from  $In_4$  and  $In_5$ , but also close to the inputs  $In_1 - In_3$ . As for the output of the 2<sup>nd</sup> MAJ3 gate, the output port should be placed somewhere in between the 1<sup>st</sup> and 2<sup>nd</sup> gate where the output of the 1<sup>st</sup> MAJ3 gate has attenuated enough and cannot overpower the other two inputs of the 2<sup>nd</sup> gate. For these reasons, the inputs of the 1<sup>st</sup> MAJ3 gate are placed at  $3 \times \lambda$  distance between them, and its output at  $8 \times \lambda$  from  $In_1$  antenna. As for the inputs  $In_4$  and  $In_5$  of the 2<sup>nd</sup> MAJ3 gate, the first one is placed at  $40 \times \lambda$  while the latter one at  $43 \times \lambda$  from  $In_1$ . The input and output ports positions along




Fig. 4. SW amplitude attenuation profile.

with the influence, compared to unit amplitude  $A$ , each input has on those output positions, is presented in Table II while a complete schematic of the design is depicted in Fig. 5.

TABLE II  
INPUT AND OUTPUT PORTS LOCATIONS.

Antenna	Location	SW Amplitude on 1 <sup>st</sup> MAJ3 Out	SW Amplitude on 2 <sup>nd</sup> MAJ3 Out
$In_1$	$x = -4 \mu\text{m}$	$0.75 \times A$	$0.3052 \times A$
$In_2$	$x + 3 \times \lambda$	$0.8246 \times A$	$0.33 \times A$
$In_3$	$x + 6 \times \lambda$	$0.92 \times A$	$0.38 \times A$
$In_4$	$x + 40 \times \lambda$	$0.3052 \times A$	$0.75 \times A$
$In_5$	$x + 43 \times \lambda$	$0.2592 \times A$	$0.6765 \times A$
1 <sup>st</sup> MAJ3 Out	$8 \times \lambda$	-	-
2 <sup>nd</sup> MAJ3 Out	$32 \times \lambda$	-	-

To verify the correct operation of the proposed design, we evaluated all 32 possible combinations of inputs, many of which would normally fail without the use of a domain converter. A reference signal of logic value 0, indicated with the color red, is utilized to measure the phase difference between the signals and thus interpret their logic values. As it can be observed in Fig. 6, the proposed design properly functions. For example, in *Case #3*, the three ports of the 1<sup>st</sup> MAJ3 gate all have a logic 0 as their input and the output they produce is also 0 as indicated by the color red which matches that of the reference signal. The 'strong' majority then propagates and interferes with the two input ports of the 2<sup>nd</sup> gate. Based on their values (0, 1, 1) logic 1 should be the expected output which is indeed verified, as indicated by the color blue. The same holds true for all the other input value combinations.

#### IV. RESULTS & IMPLICATIONS

Since we demonstrated proper operation of the proposed structure a close examination of its figure of merit is of interest to assess its advantages and possible disadvantages. To this end we compare the delay and energy consumption of our proposal with the ones of the structure computing MAJ3(MAJ3( $In_1, In_2, In_3$ ),  $In_4, In_5$ ) by means of 2 MAJ3 gates cascaded by means of domain conversion.

Table III summarize the energy consumption and delay of the proposed design and the domain conversion based counterpart. The hybrid SW-CMOS device consists of 6 inputs (SW excitation ports), 3 for each MAJ3 gate, and 2 output (SW reading ports). In contrast, the proposed design consists of 5 input ports and 2, or 1 if the 1<sup>st</sup> MAJ3 out is not required, reading ports. Thus our proposal requires




Fig. 5. MAJ3(MAJ3( $In_1, In_2, In_3$ ),  $In_4, In_5$ ) implementation.




Fig. 6. MAJ3(MAJ3( $In_1, In_2, In_3$ ),  $In_4, In_5$ ) micromagnetic simulation results.

one less excitation port and in case the 1<sup>st</sup> MAJ3 gate output is not externally needed (for fanout purposes) one less reading port. While the actual excitation and reading ports energy consumption figures very much depend on the utilized CMOS technology, which is out of the scope of our investigation, we can still compare the two designs by making use of previously reported estimates. The energy consumption of a single magnetoelectric (ME) cell, excitation port, was calculated to be 14.4 aJ [24], [25], [17], while the energy for reading a SW signal was calculated to be 2.7 fJ. Based on these estimates our proposal reduces the energy consumption by 2.714 fJ when the output of the 1<sup>st</sup> MAJ3 is not explicitly required for fan-out purposes and 14.4 aJ otherwise.

Looking at the delay of the two approaches, the hybrid system can complete the calculations after 2 MAJ3 gate delay and one domain conversion delay. On the other hand, the proposed design delay includes the time needed to excite the input SWs plus the time needed for the propagation of all the signals to the output port and the output signal reading. To compare the two designs we have to compute their SW propagation to output delays. To calculate those, we performed micromagnetic simulations on the proposed design and a single MAJ3 gate and determined that the time needed for proper operation is 13.5 ns and 3.5 ns, respectively.

In total, the hybrid SW-CMOS system needs 2 times the propagation and excitation delay of a single MAJ3 gate plus and 2 output readings. As for the proposed design, the propagation and excitation delay of the structure should also be considered while only one reading is necessary. By making use of the numbers reported in [24], [25], [17] the SW excitation delay is 0.42 ns and the SW reading is 0.03 ns we compute an overall delay of 7.9 ns for the hybrid SW-CMOS system and 13.95 ns for the proposed design.

Assuming that each transducer occupies an area of  $F^2$  we calculate the total area of the two approaches for  $F=50$  nm as it was used in the simulations. For the conversion-based approach, a total of 8 ports are required, along with the area the two MAJ3 waveguides occupy. The waveguides are assumed to have the same geometry and characteristics as the attenuation based counterpart, but each with a reduced length of 4  $\mu$ m. Although the proposed gate reduces the total number of ports to 6, the approach adds a 48% area overhead, compared to the hybrid system, since it requires a longer waveguide (12  $\mu$ m) for the placement of the antennas and the SW propagation.

We note that we only did the comparison at the device level where the advantages of the proposed design are already demonstrated. However, the use of the proposed device on more complex circuits [1], [8], [23], [16] can offer even better results, reducing the power consumption of the circuits by a significant percentage. The comparison on a circuit level is however out of the scope of this paper.

TABLE III  
ENERGY CONSUMPTION, DELAY, AND AREA COMPARISON.

	Ports (Excitation + Reading)	Energy Consumption (fJ)	Delay (ns)	Area ( $\mu$ m <sup>2</sup> )
2MAJ3 Gates + Converter	6 $\times$ ME + 2 $\times$ Read	5.4864	7.9	0.8362
Controlled SW Amplitude Attenuation Gate	5 $\times$ ME + 1 $\times$ Read	2.772	13.95	1.2391

## V. CONCLUSIONS

In this paper we introduced an approach to circumvent the main roadblock on the way from Spin Wave Majority gates to circuits, which is related to the fact that due to the very nature of SW interference MAJ3 gates are not input output coherent, i.e., produce output waves with different amplitudes corresponding to 'weak' and 'strong' majority, which precludes their direct cascading within the SW domain. We proposed a

gate cascading technique that take advantage on the natural SW amplitude decay while propagating through a magnetic conduit. We demonstrated the concept by constructing the building block MAJ3(MAJ3(In<sub>1</sub>, In<sub>2</sub>, In<sub>3</sub>), In<sub>4</sub>, In<sub>5</sub>) and verified its correct behaviour by means of micromagnetic simulations. We evaluated the proposed design in terms of energy consumption, delay, and area, and our calculations indicate that, when compared with its domain conversion counterpart, our proposal consumes 49.5% less energy, at the expense of 48% area and 76.5% delay overhead, respectively.

## REFERENCES

- [1] S. Amarel, G. Cooke, and R. O. Winder. Majority Gate Networks. *IEEE Transactions on Electronic Computers*, EC-13(1):4–13, Feb. 1964.
- [2] A. V. Chumak. Fundamentals of magnon-based computing. *Spintronics Handbook, Second Edition: Spin Transport and Magnetism*, 2019.
- [3] A. V. Chumak et al. Advances in Magnetism Roadmap on Spin-Wave Computing. *IEEE Transactions on Magnetism*, 58(6):1–72, June 2022.
- [4] A. V. Chumak, V. Vasyuchka, A. Serga, and B. Hillebrands. Magnon spintronics. *Nature Physics*, 11(6):453–461, June 2015.
- [5] F. Ciubotaru, G. Talmelli, T. Devolder, O. Zografos, M. Heyns, C. Adelmann, and I. P. Radu. First experimental demonstration of a scalable linear majority gate based on spin waves. In *2018 IEEE International Electron Devices Meeting (IEDM)*, pages 36.1.1–36.1.4, San Francisco, CA, Dec. 2018. IEEE.
- [6] T. Fischer, M. Kewenig, D. A. Bozhko, A. A. Serga, I. I. Syvorotka, F. Ciubotaru, C. Adelmann, B. Hillebrands, and A. V. Chumak. Experimental prototype of a spin-wave majority gate. *Applied Physics Letters*, 110(15):152401, Apr. 2017.
- [7] A. Hirohata, K. Yamada, Y. Nakatani, I.-L. Prejbeanu, B. Diény, P. Pirro, and B. Hillebrands. Review on spintronics: Principles and device applications. *Journal of Magnetism and Magnetic Materials*, 509:166711, Sept. 2020.
- [8] A. Khitun, M. Bao, and K. L. Wang. Magnonic logic circuits. *Journal of Physics D: Applied Physics*, 43(26):264005, July 2010.
- [9] S. Klingler, P. Pirro, T. Brächer, B. Leven, B. Hillebrands, and A. V. Chumak. Design of a spin-wave majority gate employing mode selection. *Applied Physics Letters*, 105(15):152410, Oct. 2014.
- [10] C. Liu, J. Chen, T. Liu, F. Heimbach, H. Yu, Y. Xiao, J. Hu, M. Liu, H. Chang, T. Stueckler, S. Tu, Y. Zhang, Y. Zhang, P. Gao, Z. Liao, D. Yu, K. Xia, N. Lei, W. Zhao, and M. Wu. Long-distance propagation of short-wavelength spin waves. *Nature Communications*, 9(1):738, Feb. 2018.
- [11] A. Mahmoud, F. Ciubotaru, F. Vanderveken, A. V. Chumak, S. Hamdioui, C. Adelmann, and S. Cotozana. Introduction to spin wave computing. *Journal of Applied Physics*, 128(16):161101, Oct. 2020.
- [12] A. Mahmoud, N. Cucu-Laurenciu, F. Vanderveken, F. Ciubotaru, C. Adelmann, S. Cotozana, and S. Hamdioui. Would Magnonic Circuits Outperform CMOS Counterparts? In *Proceedings of the Great Lakes Symposium on VLSI 2022*, 2022.
- [13] A. Mahmoud, F. Vanderveken, C. Adelmann, F. Ciubotaru, S. Hamdioui, and S. Cotozana. Fan-out enabled spin wave majority gate. *AIP Advances*, 10(3):035119, Mar. 2020.
- [14] A. N. Mahmoud, F. Vanderveken, C. Adelmann, F. Ciubotaru, S. Cotozana, and S. Hamdioui. Spin Wave Normalization Toward All Magnonic Circuits. *IEEE Transactions on Circuits and Systems I: Regular Papers*, 68(1):536–549, Jan. 2021.
- [15] D. E. Nikonov and I. A. Young. Overview of Beyond-CMOS Devices and a Uniform Methodology for Their Benchmarking. *Proceedings of the IEEE*, 101(12):2498–2533, Dec. 2013.
- [16] V. Pudi, K. Sridharan, and F. Lombardi. Majority Logic Formulations for Parallel Adder Designs at Reduced Delay and Circuit Complexity. *IEEE Transactions on Computers*, 66(10):1824–1830, Oct. 2017.
- [17] H.-S. P. W. Rasit O. Topaloglu, editor. *Beyond-CMOS technologies for next generation computer design*. Springer Science+Business Media, New York, NY, 2018.
- [18] D. D. Stancil and A. Prabhakar. *Spin waves: theory and applications*. Springer, New York, 2009. OCLC: ocn209335955.
- [19] G. Talmelli, T. Devolder, N. Träger, J. Förster, S. Wintz, M. Weigand, H. Stoll, M. Heyns, G. Schütz, I. P. Radu, J. Gräfe, F. Ciubotaru, and C. Adelmann. Reconfigurable submicrometer spin-wave majority gate with electrical transducers. *Science Advances*, 6(51):eabb4042, Dec. 2020.
- [20] A. Vansteenkiste, J. Leliaert, M. Dvornik, M. Helsen, F. Garcia-Sanchez, and B. Van Waeyenberge. The design and verification of MuMax3. *AIP Advances*, 4(10):107133, Oct. 2014.
- [21] Q. Wang, M. Kewenig, M. Schneider, R. Verba, F. Kohl, B. Heinz, M. Geilen, M. Mohseni, B. Lägél, F. Ciubotaru, C. Adelmann, C. Dubs, S. D. Cotozana, O. V. Dobrovolskiy, T. Brächer, P. Pirro, and A. V. Chumak. A magnonic directional coupler for integrated magnonic half-adders. *Nature Electronics*, 3(12):765–774, Oct. 2020.
- [22] Q. Wang, P. Pirro, R. Verba, A. Slavin, B. Hillebrands, and A. V. Chumak. Reconfigurable nanoscale spin-wave directional coupler. *Science Advances*, 4(1):e1701517, Jan. 2018.
- [23] O. Zografos, L. Amaru, P.-E. Gaillardon, P. Raghavan, and G. De Micheli. Majority Logic Synthesis for Spin Wave Technology. In *2014 17th Euromicro Conference on Digital System Design*, pages 691–694, Verona, Aug. 2014. IEEE.
- [24] O. Zografos, P. Raghavan, L. Amaru, B. Soree, R. Lauwereins, I. Radu, D. Verkest, and A. Thean. System-level assessment and area evaluation of Spin Wave logic circuits. In *2014 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH)*, pages 25–30, Paris, France, July 2014. IEEE.
- [25] O. Zografos, P. Raghavan, Y. Sherazi, A. Vaysset, F. Ciubotaru, B. Soree, R. Lauwereins, I. Radu, and A. Thean. Area and routing efficiency of SWD circuits compared to advanced CMOS. In *2015 International Conference on IC Design & Technology (ICIDT)*, pages 1–4, Leuven, Belgium, June 2015. IEEE.